Echelon I/O Model Reference for Smart Transceivers and Neu Instrukcja Użytkownika Pobierz pdf (Strona 88)

78 Serial I/O Models

DATA OUT

Active clock edge assumed to be positive in the above diagram.

OUTPUT

CLOCK

END OF

io_in()

START OF

io_in()

setup

fin

aet

tae

ret

Figure 27. Bitshift Output Timing

Table 31. Bitshift Output Latency Values for Series 3100 Devices

Symbol Description Typical at 10 MHz

fin

Function call to first data out stable

16-bit shift count

1-bit shift count

185.3 μs

337.6 μs

ret

Return from function 10.8 μs

setup

Data out stable to active clock edge

15 kbps bit rate

10 kbps bit rate

1 kbps bit rate

10.8 μs

aet

Active clock edge to next clock

transition

15 kbps bit rate

10 kbps bit rate

1 kbps bit rate

10.2 μs

42 μs

939.5 μs

tae

Clock transition to next active clock

edge

15 kbps bit rate

10 kbps bit rate

1 kbps bit rate

34.8 μs

f Clock frequency = 1/(t

aet

+ t

tae

)

15 kbps bit rate

10 kbps bit rate

1 kbps bit rate

22 kHz

13 kHz

1.02 kHz

1 2 ... 83 84 85 86 87 88 89 90 91 92 93 ... 208 209

Komentarze do niniejszej Instrukcji

Brak uwag

Echelon I/O Model Reference for Smart Transceivers and Neu Instrukcja Użytkownika Strona 88

Komentarze do niniejszej Instrukcji

Powiązane produkty i podręczniki dla Sprzęt komputerowy Echelon I/O Model Reference for Smart Transceivers and Neu